This is a somewhat fragile solution to ensure that processor reset happens in the same cycle in which the actual data arrives at the start of the cycle.